

HM66AQB36102/HM66AQB18202 HM66AQB9402

36-Mbit QDR™II SRAM 2-word Burst

> REJ03C0049-0001Z (Previous ADE-203-1364 (Z) Rev. 0.0) Preliminary Rev.0.01 Mar.31.2004

Description

The HM66AQB36102 is a 1,048,576-word by 36-bit, the HM66AQB18202 is a 2,097,152-word by 18-bit, and the HM66AQB9402 is a 4,194,304-word by 9-bit synchronous quad data rate static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory cell. It integrates unique synchronous peripheral circuitry and a burst counter. All input registers controlled by an input clock pair (K and \overline{K}) and are latched on the positive edge of K and \overline{K} . These products are suitable for applications which require synchronous operation, high speed, low voltage, high density and wide bit configuration. These products are packaged in 165-pin plastic FBGA package.

Note: QDR RAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress Semiconductor, IDT, NEC, Samsung, and Renesas Technology Corp.

Preliminary: The specifications of this device are subject to change without notice. Please contact your nearest Renesas Technology's Sales Dept. regarding specifications.





Features

- 1.8 V \pm 0.1 V power supply for core (V_{DD})
- 1.4 V to V_{DD} power supply for I/O (V_{DDO})
- DLL circuitry for wide output data valid window and future frequency scaling
- Separate independent read and write data ports with concurrent transactions
- 100% bus utilization DDR read and write operation
- Two-tick burst for low DDR transaction size
- Two input clocks (K and \overline{K}) for precise DDR timing at clock rising edges only
- Two output clocks (C and \overline{C}) for precise flight time and clock skew matching-clock and data delivered together to receiving device
- Internally self-timed write control
- Clock-stop capability with us restart
- User programmable impedance output
- Fast clock cycle time: 4.0 ns (250 MHz)/5.0 ns (200 MHz)/6.0 ns (167 MHz)
- Simple control logic for easy depth expansion
- JTAG boundary scan

Ordering Information

Type No.	Organization	Cycle time	Clock frequency	Package
HM66AQB36102BP-40 HM66AQB36102BP-50 HM66AQB36102BP-60	1-M word × 36-bit	4.0 ns 5.0 ns 6.0 ns	250 MHz 200 MHz 167 MHz	Plastic FBGA 165-pin (BP-165A)
HM66AQB18202BP-40 HM66AQB18202BP-50 HM66AQB18202BP-60	2-M word × 18-bit	4.0 ns 5.0 ns 6.0 ns	250 MHz 200 MHz 167 MHz	_
HM66AQB9402BP-40 HM66AQB9402BP-50 HM66AQB9402BP-60	4-M word × 9-bit	4.0 ns 5.0 ns 6.0 ns	250 MHz 200 MHz 167 MHz	_

Pin Arrangement (HM66AQB36102) 165PIN-	BUA
--	-----

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	V _{ss}	NC	W	BW2	K	BW1	R	SA	NC	CQ
В	Q27	Q18	D18	SA	BW3	K	BW0	SA	D17	Q17	Q8
С	D27	Q28	D19	V _{ss}	SA	SA	SA	V _{ss}	D16	Q7	D8
D	D28	D20	Q19	V_{ss}	V _{ss}	V _{ss}	V _{SS}	V_{ss}	Q16	D15	D7
E	Q29	D29	Q20	V_{DDQ}	V _{ss}	V _{ss}	V _{SS}	V_{DDQ}	Q15	D6	Q6
F	Q30	Q21	D21	V_{DDQ}	V_{DD}	V _{ss}	V _{DD}	V_{DDQ}	D14	Q14	Q5
G	D30	D22	Q22	V_{DDQ}	V_{DD}	V_{ss}	V_{DD}	V_{DDQ}	Q13	D13	D5
Н	DOFF	V_{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V _{ss}	V _{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	D31	Q31	D23	V_{DDQ}	V_{DD}	V _{SS}	V_{DD}	V_{DDQ}	D12	Q4	D4
K	Q32	D32	Q23	V_{DDQ}	V_{DD}	V _{SS}	V_{DD}	V_{DDQ}	Q12	D3	Q3
L	Q33	Q24	D24	V_{DDQ}	V _{ss}	V _{ss}	V _{SS}	V_{DDQ}	D11	Q11	Q2
М	D33	Q34	D25	V _{ss}	D10	Q1	D2				
N	D34	D26	Q25	V _{ss}	SA	SA	SA	V_{ss}	Q10	D9	D1
Р	Q35	D35	Q26	SA	SA	С	SA	SA	Q9	D0	Q0
R	TDO	TCK	SA	SA	SA	C	SA	SA	SA	TMS	TDI

(Top view)

Pin Arrangement (HM66AQB18202) 165PIN-BGA

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	V _{ss}	SA	W	BW1	K	NC	R	SA	NC	CQ
В	NC	Q9	D9	SA	NC	K	BW0	SA	NC	NC	Q8
С	NC	NC	D10	V _{SS}	SA	SA	SA	V_{ss}	NC	Q7	D8
D	NC	D11	Q10	V_{ss}	V_{ss}	V _{ss}	V _{ss}	V_{ss}	NC	NC	D7
Е	NC	NC	Q11	V_{DDQ}	V_{ss}	V_{ss}	V _{SS}	V_{DDQ}	NC	D6	Q6
F	NC	Q12	D12	V_{DDQ}	V_{DD}	V_{ss}	V _{DD}	V_{DDQ}	NC	NC	Q5
G	NC	D13	Q13	V_{DDQ}	V _{DD}	V _{ss}	V _{DD}	V_{DDQ}	NC	NC	D5
Н	DOFF	V_{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V_{ss}	V _{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	NC	NC	D14	V_{DDQ}	V_{DD}	V _{SS}	V_{DD}	V_{DDQ}	NC	Q4	D4
K	NC	NC	Q14	V_{DDQ}	V _{DD}	V _{ss}	V _{DD}	V_{DDQ}	NC	D3	Q3
L	NC	Q15	D15	V_{DDQ}	V _{SS}	V_{ss}	V _{SS}	V_{DDQ}	NC	NC	Q2
М	NC	NC	D16	V_{ss}	V _{SS}	V _{ss}	V _{ss}	V_{ss}	NC	Q1	D2
N	NC	D17	Q16	V _{SS}	SA	SA	SA	V_{ss}	NC	NC	D1
Р	NC	NC	Q17	SA	SA	С	SA	SA	NC	D0	Q0
R	TDO	TCK	SA	SA	SA	C	SA	SA	SA	TMS	TDI

(Top view)

	Pin Arrangement	(HM66AQB9402)) 165PIN-BGA
--	-----------------	---------------	--------------

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	V_{ss}	SA	W	NC	K	NC	R	SA	SA	CQ
В	NC	NC	NC	SA	NC	K	BW	SA	NC	NC	Q4
С	NC	NC	NC	V _{ss}	SA	SA	SA	V _{SS}	NC	NC	D4
D	NC	D5	NC	V _{ss}	V _{SS}	V _{SS}	V _{SS}	V_{ss}	NC	NC	NC
Е	NC	NC	Q5	V_{DDQ}	V _{ss}	V _{SS}	V _{SS}	V_{DDQ}	NC	D3	Q3
F	NC	NC	NC	V_{DDQ}	V_{DD}	V _{SS}	V _{DD}	V_{DDQ}	NC	NC	NC
G	NC	D6	Q6	V_{DDQ}	V_{DD}	V_{ss}	V_{DD}	V_{DDQ}	NC	NC	NC
Н	DOFF	\/	W		V_{DD}	\/	\/		17	17	ZQ
	5011	v _{REF}	V DDQ	V DDQ	V DD	v ss	v _{DD}	V DDQ	V _{DDQ}	v _{REF}	20
J	NC	V _{REF}	V _{DDQ}	V_{DDQ}	V _{DD}	V _{SS}	V _{DD}	V_{DDQ}	V _{DDQ}	V _{REF}	D2
J K			NC NC	V _{DDQ} V _{DDQ}	V_{DD}	V _{ss}	V_{DD}	V_{DDQ}	NC NC		
	NC	NC	NC	V_{DDQ}	V_{DD}	V _{SS}	V _{DD}	V_{DDQ}	NC	Q2	D2
K	NC NC	NC NC	NC NC	V_{DDQ} V_{DDQ}	V _{DD} V _{DD}	V _{SS} V _{SS}	V _{DD} V _{DD}	V_{DDQ} V_{DDQ}	NC NC	Q2 NC	D2 NC
K	NC NC NC	NC NC Q7	NC NC D7	$\begin{array}{c} V_{DDQ} \\ V_{DDQ} \\ \end{array}$	V_{DD}	V _{SS}	V _{DD}	V _{DDQ} V _{DDQ} V _{DDQ} V _{SS}	NC NC NC	Q2 NC NC	D2 NC Q1
K L M	NC NC NC	NC NC Q7 NC	NC NC D7 NC	V_{DDQ} V_{DDQ}	V _{DD} V _{DD} V _{SS} V _{SS}	V _{SS} V _{SS} V _{SS} V _{SS}	V _{DD} V _{DD} V _{SS} V _{SS}	V_{DDQ} V_{DDQ}	NC NC NC	Q2 NC NC NC	D2 NC Q1 D1

(Top view)

Notes on Usage

- Power-on initialization cycles are required for all operations, including JTAG functions, to become normal
- Clock recovery initialization cycles are required for read/write operations to become normal.
- Output buffer impedance can be programmed by terminating the ZQ ball to V_{ss} through a precision resistor (RQ). The value of RQ is five times the output impedance desired. The allowable range of RQ to guarantee impedance matching with a tolerance of 10% is 250 Ω typical. The total external capacitance of ZQ ball must be less than 7.5 pF.

Pin Descriptions


Name	I/O typ	e Descriptions
SA	Input	Synchronous address inputs: These inputs are registered and must meet the setup and hold times around the rising edge of K for READ cycles and must meet the setup and hold times around the rising edge of \overline{K} for WRITE cycles. All transactions operate on a burst-of-two words (one clock period of bus activity). These inputs are ignored when device is deselected.
R	Input	Synchronous read: When low, this input causes the address inputs to be registered and a READ cycle to be initiated. This input must meet setup and hold times around the rising edge of K.
W	Input	Synchronous write: When low, this input causes the address inputs to be registered and a WRITE cycle to be initiated. This input must meet setup and hold times around the rising edge of K.
BW BWn	Input	Synchronous byte writes: When low, these inputs cause their respective byte to be registered and written during WRITE cycles. These signals must meet setup and hold times around the rising edges of K and \overline{K} for each of the two rising edges comprising the WRITE cycle. See Byte Write Truth Table for signal to data relationship.
K, K	Input	Input clock: This input clock pair registers address and control inputs on the rising edge of K, and registers data on the rising edge of K and the rising edge of \overline{K} . \overline{K} is ideally 180 degrees out of phase with K. All synchronous inputs must meet setup and hold times around the clock rising edges. These balls cannot remain V_{REF} level.
C, C	Input	Output clock: This clock pair provides a user-controlled means of tuning device output data. The rising edge of \overline{C} is used as the output timing reference for first output data. The rising edge of C is used as the output timing reference for second output data. Ideally, \overline{C} is 180 degrees out of phase with C . C and \overline{C} may be tied high to force the use of K and \overline{K} as the output reference clocks instead of having to provide C and \overline{C} clocks. If tied high, C and \overline{C} must remain high and not to be toggled during device operation. These balls cannot remain V_{REF} level.
DOFF	Input	DLL disable: When low, this input causes the DLL to be bypassed for stable, low frequency operation.
ZQ	Input	Output impedance matching input: This input is used to tune the device outputs to the system data bus impedance. Q and CQ output impedance are set to $0.2 \times RQ$, where RQ is a resistor from this ball to ground. This ball can be connected directly to $V_{\tiny DDQ}$, which enables the minimum impedance mode. This ball cannot be connected directly to $V_{\tiny SS}$ or left unconnected.
TMS TDI	Input	IEEE1149.1 test inputs: 1.8 V I/O levels. These balls may be left not connected if the JTAG function is not used in the circuit.
TCK	Input	IEEE1149.1 clock input: 1.8 V I/O levels. This ball must be tied to $\rm V_{ss}$ if the JTAG function is not used in the circuit.

HM66AQB36102/18202/9402


D0 to Dn I	Input	Synchronous data inputs: Input data must meet setup and hold times around the rising edges of K and \overline{K} during WRITE operations. See Pin Arrangement figures for ball site location of individual signals. The $\times 9$ device uses D0 to D8. Remaining signals are NC. The $\times 18$ device uses D0 to D17. Remaining signals are NC.
		The ×36 device uses D0 to D35.
CQ, CQ (Output	Synchronous echo clock outputs: The edges of these outputs are tightly matched to the synchronous data outputs and can be used as a data valid indication. These signals run freely and do not stop when Q tri-states.
TDO (Output	IEEE 1149.1 test output: 1.8 V I/O level.
Q0 to Qn (Output	Synchronous data outputs: Output data is synchronized to the respective C and \overline{C} , or to the respective K and \overline{K} if C and \overline{C} are tied high. This bus operates in response to \overline{R} commands. See Pin Arrangement figures for ball site location of individual signals. The $\times 9$ device uses Q0 to Q8. Remaining signals are NC. The $\times 18$ device uses Q0 to Q17. Remaining signals are NC. The $\times 36$ device uses Q0 to Q35.
V _{DD}	Supply	Power supply: 1.8 V nominal. See DC Characteristics and Operating Conditions for range.
V _{DDQ}	Supply	Power supply: Isolated output buffer supply. Nominally 1.5 V. 1.8 V is also permissible. See DC Characteristics and Operating Conditions for range.
V _{ss}	Supply	Power supply: Ground
V _{REF} -		HSTL input reference voltage: Nominally $V_{\tiny DDQ}/2$, but may be adjusted to improve system noise margin. Provides a reference voltage for the HSTL input buffers.
NC -		No connect: These signals are internally connected. These signals may be connected to ground to improve package heat dissipation.

Note: 1. All power supply and ground balls must be connected for proper operation of the device.


Block Diagram (HM66AQB36102)



Block Diagram (HM66AQB18202)



Block Diagram (HM66AQB9402)



Truth Table

Operation	K	\overline{R}	\overline{W}	D or Q
WRITE cycle	L→H	×	L	Data in
Load address, input write data of consecutive K and \overline{K} rising edge				Input D(A+0) D(A+1) data
				Input $K(t)^{\uparrow}$ $\overline{K}(t)^{\uparrow}$ clock
READ cycle	L→H	L	×	Data out
Load address, output data on consecutive C and $\overline{\textbf{C}}$ rising				Output Q(A+0) Q(A+1) data
edges				Output $\overline{C}(t+1)^{\uparrow}$ $C(t+2)^{\uparrow}$ clock
NOP (No operation)	L→H	Н	Н	$D = \times$ or $Q = High-Z$
STANDBY (Clock stopped)	Stopped	×	×	Previous state

- Notes: 1. H: high level, L: low level, x: don't care, ↑: rising edge.
 - 2. Data inputs are registered at K and \overline{K} rising edges. Data outputs are delivered at C and \overline{C} rising edges, except if C and \overline{C} are high, then data outputs are delivered at K and \overline{K} rising edges.
 - 3. \overline{R} and \overline{W} must meet setup/hold times around the rising edges (low to high) of K and are registered at the rising edge of K.
 - 4. This device contains circuitry that will ensure the outputs will be in high-Z during power-up.
 - 5. Refer to state diagram and timing diagrams for clarification.
 - 6. When clocks are stopped, the following cases are recommended; the case of K = low, \overline{K} = high, C = low and \overline{C} = high, or the case of K = high, \overline{K} = low, C = high and \overline{C} = low. This condition is not essential, but permits most rapid restart by overcoming transmission line charging symmetrically.

Byte Write Truth Table

(HM66AQB36102)

Operation	K	\overline{K}	BW0	BW1	BW2	BW3
Write D0 to D35	L→H	_	L	L	L	L
	_	L→H	L	L	L	L
Write D0 to D8	L→H	_	L	Н	Н	Н
	_	L→H	L	Н	Н	Н
Write D9 to D17	L→H	_	Н	L	Н	Н
	_	L→H	Н	L	Н	Н
Write D18 to D26	L→H	_	Н	Н	L	Н
	_	L→H	Н	Н	L	Н
Write D27 to D35	L→H	_	Н	Н	Н	L
	_	L→H	Н	Н	Н	L
Write nothing	L→H	_	Н	Н	Н	Н
	_	L→H	Н	Н	Н	Н

Notes: 1. H: high level, L: low level, →: rising edge.

2. Assumes a WRITE cycle was initiated. $\overline{BW0}$ to $\overline{BW3}$ can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.

(HM66AQB18202)

Operation	K	K	BW0	BW1
Write D0 to D17	L→H	_	L	L
	_	L→H	L	L
Write D0 to D8	L→H	_	L	Н
	_	L→H	L	Н
Write D9 to D17	L→H	_	Н	L
	_	L→H	Н	L
Write nothing	L→H	_	Н	Н
	_	L→H	Н	Н

Notes: 1. H: high level, L: low level, \rightarrow : rising edge.

2. Assumes a WRITE cycle was initiated. $\overline{BW0}$ and $\overline{BW1}$ can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.


(HM66AQB9402)

Operation	K	K	BW
Write D0 to D8	L→H	_	L
		L→H	L
Write nothing	L→H	_	Н
	_	L→H	Н

Notes: 1. H: high level, L: low level, →: rising edge.

2. Assumes a WRITE cycle was initiated. \overline{BW} can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.

Bus Cycle State Diagram



Notes: 1. The address is concatenated with one additional internal LSB to facilitate burst operation. The address order is always fixed as: xxx...xxx+0, xxx...xxx+1.

Bus cycle is terminated at the end of this sequence (burst count = 2).

- 2. Read and write state machines can be active simultaneously.
- 3. State machine control timing sequence is controlled by K.

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit	Notes
Input voltage on any ball	V _{IN}	-0.5 to $V_{DD} + 0.5$ (2.5 V max.)	V	1, 4
Input/output voltage	V _{I/O}	-0.5 to V _{DDQ} + 0.5 (2.5 V max.)	V	1, 4
Core supply voltage	V _{DD}	-0.5 to 2.5	V	1, 4
Output supply voltage	V _{DDQ}	-0.5 to $V_{\tiny DD}$	V	1, 4
Junction temperature	Tj	+125 (max)	°C	
Storage temperature	T _{STG}	-55 to +125	°C	

Notes: 1. All voltage is referenced to V_{ss}.

- 2. Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation should be restricted the Operation Conditions. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.
- 3. These CMOS memory circuits have been designed to meet the DC and AC specifications shown in the tables after thermal equilibrium has been established.
- 4. The following supply voltage application sequence is recommended: V_{ss} , V_{dd} , V_{ddd} , V_{REF} then V_{in} . Remember, according to the Absolute Maximum Ratings table, V_{npo} is not to exceed 2.5 V, whatever the instantaneous value of V_{ppo} .

Recommended DC Operating Conditions (Ta = 0 to $+70^{\circ}$ C)

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Power supply voltage core	$V_{_{DD}}$	1.7	1.8	1.9	V	_
Power supply voltage I/O	V _{DDQ}	1.4	1.5	V _{DD}	V	
Input reference voltage I/O	V_{REF}	0.68	0.75	0.95	V	1
Input high voltage	V _{IH (DC)}	V _{REF} + 0.1	_	$V_{DDQ} + 0.3$	V	2, 3
Input low voltage	$V_{\text{IL (DC)}}$	-0.3	_	$V_{\text{REF}} - 0.1$	V	2, 3

Notes: 1. Peak to peak AC component superimposed on V_{RFF} may not exceed 5% of V_{RFF} .

2. Overshoot: $V_{IH (AC)} \le V_{DDQ} + 0.5 \text{ V for } t \le t_{KHKH}/2$ Undershoot: $V_{IL (AC)} \ge -0.5 \text{ V for } t \le t_{KHKH}/2$ Power-up: $V_{IH} \le V_{DDQ} + 0.3 \text{ V and } V_{DD} \le 1.7 \text{ V and } V_{DDQ} \le 1.4 \text{ V for } t \le 200 \text{ ms}$ During normal operation, V_{DDQ} must not exceed V_{DD} .

Control input signals may not have pulse widths less than t_{KHKI} (min) or operate at cycle rates less

3. These are DC test criteria. The AC V_{H}/V_{H} levels are defined separately to measure timing parameters.



DC Characteristics (Ta = 0 to +70°C, $V_{DD} = 1.8 \text{ V} \pm 0.1 \text{ V}$)

HM66AQB36102/HM66AQB18202 HM66AQB9402

			-40	-50	-60		
Parameter		Symbol	Max				Notes
Operating supply current (READ / WRITE)							
(INLAD / WINITL)	(×9 / ×18)	I_{DD}	740	620	550	mA	1, 2, 3
	(×36)	I _{DD}	800	670	590	mA	1, 2, 3
Standby supply current (NOP)							
	(×9 / ×18 / ×36)	$I_{\mathtt{SB1}}$	300	280	260	mA	2, 4, 5

Parameter	Symbol	Min	Max	Uni	t Test condition	s Notes
Input leakage current	I _{LI}	-2	2	μΑ		10
Output leakage curren	t I _{LO}	-2	2	μΑ		11
Output high voltage	V _{OH} (Low)	V _{DDQ} - 0.2	$V_{\scriptscriptstyle DDQ}$	V	$ I_{OH} \le 0.1 \text{ mA}$	8, 9
	V _{OH}	$V_{DDQ}/2 - 0.08$	$V_{DDQ}/2 + 0.08$	V	Notes6	8, 9
Output low voltage	V _{oL} (Low)	V _{ss}	0.2	V	I _{oL} ≤ 0.1 mA	8, 9
	V_{oL}	$V_{DDQ}/2 - 0.08$	$V_{DDQ}/2 + 0.08$	V	Notes7	8, 9

Notes: 1. All inputs (except ZQ, V_{REE}) are held at either V_{III} or V_{II}.

- $2. \quad I_{_{OUT}} = 0 \ mA. \quad V_{_{DD}} = V_{_{DD}} \ max, \ t_{_{KHKH}} = t_{_{KHKH}} \ min.$
- 3. Operating supply currents are measured at 100% bus utilization.
- 4. All address / data inputs are static at either $V_{IN} > V_{IH}$ or $V_{IN} < V_{II}$.
- 5. NOP currents are valid when entering NOP after all pending READ and WRITE cycles are completed.
- 6. Outputs are impedance-controlled. $|I_{OH}| = (V_{DDQ}/2)/(RQ/5)$ for values of 175 $\Omega \le RQ \le 350~\Omega$.
- 7. Outputs are impedance-controlled. $I_{OI} = (V_{DDO}/2)/(RQ/5)$ for values of 175 $\Omega \le RQ \le 350 \ \Omega$.
- 8. AC load current is higher than the shown DC values. AC I/O curves are available upon request.
- 9. HSTL outputs meet JEDEC HSTL Class I and Class II standards.
- $10.0 \le V_{IN} \le V_{DDQ}$ for all input balls (except V_{REF} , ZQ, TCK, TMS, TDI ball).
- 11. $0 \le V_{OUT} \le V_{DDQ}$ (except TDO ball), output disabled.

Capacitance (Ta = +25°C, f = 1.0 MHz, $V_{DD} = 1.8 \text{ V}$, $V_{DDQ} = 1.5 \text{ V}$)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input capacitance	C _{IN}	_	4	5	pF	$V_{IN} = 0 V$
Clock input capacitance	C _{CLK}	_	5	6	pF	V _{CLK} = 0 V
Input/output capacitance (D, Q, ZQ)	C _{I/O}		6	7	pF	$V_{VO} = 0 \text{ V}$

Notes: 1. These parameters are sampled and not 100% tested.

2. Except JTAG (TCK, TMS, TDI, TDO) pins.


AC Characteristics (Ta = 0 to +70°C, $V_{DD} = 1.8 \text{ V} \pm 0.1 \text{ V}$)

Test Conditions

Input waveform (Rise/fall time ≤ 0.3 ns)

Output waveform

Output load condition



HM66AQB36102/18202/9402

Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Input high voltage	V _{IH (AC)}	$V_{REF} + 0.2$	_	_	V	1, 2, 3, 4
Input low voltage	V _{IL (AC)}	_	_	$V_{REF} - 0.2$	V	1, 2, 3, 4

Notes: 1. All voltages referenced to V_{ss} (GND).

- 2. These conditions are for AC functions only, not for AC parameter test.
- $\begin{array}{ll} 3. & \text{Overshoot: } V_{_{\text{IH}\,(AC)}} \leq V_{_{DDQ}} + 0.5 \text{ V for } t \leq t_{_{\text{KHKH}}}/2 \\ & \text{Undershoot: } V_{_{\text{IL}\,(AC)}} \geq -0.5 \text{ V for } t \leq t_{_{\text{KHKH}}}/2 \\ & \text{Power-up: } V_{_{\text{IH}}} \leq V_{_{DDQ}} + 0.3 \text{ V and } V_{_{DD}} \leq 1.7 \text{ V and } V_{_{DDQ}} \leq 1.4 \text{ V for } t \leq 200 \text{ ms} \\ & \text{During normal operation, } V_{_{DDQ}} \text{ must not exceed } V_{_{DD}}. \text{ Control input signals may not have pulse } \\ & \text{widths less than } t_{_{\text{KHKH}}} \text{ (min) or operate at cycle rates less than } t_{_{\text{KHKH}}} \text{ (min)}. \end{array}$
- 4. To maintain a valid level, the transitioning edge of the input must:
 - a. Sustain a constant slew rate from the current AC level through the target AC level, $V_{\text{\tiny IL}(AC)}$ or $\label{eq:Vihigh} \begin{array}{l} V_{\mbox{\tiny IH (AC)}}. \\ \mbox{b.} \end{array}$ b. Reach at least the target AC level.

 - c. After the AC target level is reached, continue to maintain at least the target DC level, V_I, roc or $V_{\text{IH (DC)}}$.

HM66AQB36102/HM66AQB18202 HM66AQB9402

		-40		-50		-60			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Average clock cycle time $(K, \overline{K}, C, \overline{C})$	t _{кнкн}	4.00	5.25	5.00	6.30	6.00	7.88	ns	
Clock phase jitter $(K, \overline{K}, C, \overline{C})$	t _{kc} var	_	0.20	_	0.20	_	0.20	ns	3
Clock high time $(K, \overline{K}, C, \overline{C})$	t _{KHKL}	1.60	_	2.00	_	2.40	_	ns	
Clock low time $(K, \overline{K}, C, \overline{C})$	t _{KLKH}	1.60	_	2.00	_	2.40	_	ns	
Clock to $\overline{\text{clock}}$ (K to $\overline{\text{K}}$, C to $\overline{\text{C}}$)	t _{KH/KH}	1.80	_	2.20	_	2.70	_	ns	
Clock to clock (K to K, C to C)	t _{/KHKH}	1.80	_	2.20	_	2.70	_	ns	
Clock to data clock (K to C, \overline{K} to \overline{C})	t _{кнсн}	0	1.80	0	2.30	0	2.80	ns	
DLL lock time (K, C)	t _{KC} lock	1,024	_	1,024	_	1,024	_	Cycle	2
K static to DLL reset	t _{KC} reset	30	_	30	_	30	_	ns	7
C, C high to output valid	t _{CHQV}	_	0.45	_	0.45	_	0.50	ns	
C, C high to output hold	t _{CHQX}	-0.45	_	-0.45	_	-0.50	_	ns	
C, C high to echo	t _{CHCQV}	_	0.45		0.45	_	0.50	ns	
C, \overline{C} high to echo	t _{CHCQX}	-0.45	_	-0.45	_	-0.50	_	ns	
CQ, CQ high to output valid	t _{cahav}	_	0.30	_	0.35	_	0.40	ns	4, 7
CQ, CQ high to output hold	t _{cqHQX}	-0.30	_	-0.35		-0.40	_	ns	4, 7
C, C high to output high-Z	t _{CHQZ}	_	0.45	_	0.45	_	0.50	ns	5
C, C high to output low-Z	t _{CHQX1}	-0.45	_	-0.45	_	-0.50	_	ns	5

HM66AQB36102/HM66AQB18202 HM66AQB9402


		-40		-50		-60			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Address valid to K rising edge	t _{AVKH}	0.35	_	0.40	_	0.50	_	ns	1
Control inputs valid to K rising edge	t _{IVKH}	0.35	_	0.40	_	0.50	_	ns	1
Data-in valid to K K rising edge	K, t _{DVKH}	0.35	_	0.40	_	0.50	_	ns	1
K rising edge to address hold	t _{KHAX}	0.35	_	0.40	_	0.50	_	ns	1
K rising edge to control inputs hold	t _{KHIX}	0.35	_	0.40	_	0.50	_	ns	1
K, K rising edge to data-in hold	t _{KHDX}	0.35	_	0.40	_	0.50	_	ns	1

- Notes: 1. This is a synchronous device. All addresses, data and control lines must meet the specified setup and hold times for all latching clock edges.
 - 2. V_{pp} slew rate must be less than 0.1 V DC per 50 ns for DLL lock retention. DLL lock time begins once V_{np} and input clock are stable. It is recommended that the device is kept inactive during these cycles.
 - 3. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
 - 4. Echo clock is very tightly controlled to data valid / data hold. By design, there is a ± 0.1 ns variation from echo clock to data. The datasheet parameters reflect tester guardbands and test
 - 5. Transitions are measured ±100 mV from steady-state voltage.
 - 6. At any given voltage and temperature t_{choz} is less than t_{chox} and t_{choz} less than t_{chox} .
 - 7. These parameters are sampled.

- Remarks: 1. Test conditions as specified with the output loading as shown in AC Test Conditions unless otherwise noted.
 - 2. Control input signals may not be operated with pulse widths less than $t_{\text{\tiny KHKL}}$ (min).
 - 3. If C, \overline{C} are tied high, K, \overline{K} become the references for C, \overline{C} timing parameters.
 - 4. V_{DDQ} is +1.5 V DC.
 - 5. Control signals are \overline{R} , \overline{W} , \overline{BW} , $\overline{BW0}$, $\overline{BW1}$, $\overline{BW2}$ and $\overline{BW3}$.

Timing Waveforms

Read and Write Timing



Notes: 1. Q00 refers to output from address A0+0. Q01 refers to output from the next internal burst address following A0, i.e., A0+1.

- 2. Outputs are disable (high-Z) one clock cycle after a NOP.
- 3. In this example, if address A0 = A1, then data Q00 = D10, Q01 = D11. Write data is forwarded immediately as read results.
- 4. To control read and write operations, \overline{BW} signals must operate at the same timing as Data in.

JTAG Specification

These products support a limited set of JTAG functions as in IEEE standard 1149.1.

Disabling the Test Access Port

It is possible to use this device without utilizing the TAP. To disable the TAP controller without interfering with normal operation of the device, TCK must be tied to V_{ss} to preclude mid level inputs. TDI and TMS are designed so an undriven input will produce a response identical to the application of a logic 1, and may be left unconnected. But they may also be tied to V_{DD} through a $1k\Omega$ resistor. TDO should be left unconnected.

Test Access Port (TAP) Pins

Symbol I/O	Pin assignments	Description
TCK	2R	Test clock input. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	10R	Test mode select. This is the command input for the TAP controller state machine.
TDI	11R	Test data input. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP controller state machine and the instruction that is currently loaded in the TAP instruction.
TDO	1R	Test data output. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.

Note: The device does not have TRST (TAP reset). The Test-Logic Reset state is entered while TMS is held high for five rising edges of TCK. The TAP controller state is also reset on SRAM POWER-UP.

TAP DC Operating Characteristics (Ta = 0 to +70°C, $V_{\text{dd}} = 1.8 \text{ V} \pm 0.1 \text{ V}$)

Parameter	Symbol	Min	Max	Unit	Conditions
Input high voltage	V _{IH}	+1.3	V _{DD} + 0.3	V	
Input low voltage	V _{IL}	-0.3	+0.5	V	
Input leakage current	I _{LI}	-5.0	+5.0	μΑ	$0 \text{ V} \leq V_{IN} \leq V_{DD}$
Output leakage current	I _{LO}	-5.0	+5.0	μА	$0 \text{ V} \leq V_{IN} \leq V_{DD}$, output disabled
Output low voltage	V _{OL1}	_	0.2	V	I _{OLC} = 100 μA
	V_{OL2}	_	0.4	V	I _{OLT} = 2 mA
Output high voltage	V_{OH1}	1.6	_	V	I _{OHC} = 100 μA
	V _{OH2}	1.4	_	V	I _{OHT} = 2 mA


Notes: 1. All voltages referenced to V_{ss} (GND).

- 2. Power-up: $V_{\text{IH}} \le V_{\text{DDQ}} + 0.3 \text{ V}$ and $V_{\text{DD}} \le +1.7 \text{ V}$ and $V_{\text{DDQ}} \le +1.4 \text{ V}$ for $t \le 200 \text{ ms}$. 3. In "EXTEST" mode and "SAMPLE" mode, V_{DDQ} is nominally 1.5 V.
- 4. $ZQ: V_{IH} = V_{DDQ}$.


TAP AC Test Condition

 $\begin{array}{lll} \bullet & \text{Temperature} & 0 ^{\circ}\text{C} \leq \text{Ta} \leq +70 ^{\circ}\text{C} \\ \bullet & \text{Input timing measurement reference levels} & 0.9 \text{ V} \\ \bullet & \text{Input pulse levels} & 0 \text{ V to } 1.8 \text{ V} \\ \bullet & \text{Input rise/fall time} & \leq 1.0 \text{ ns} \\ \bullet & \text{Output timing measurement reference levels} & 0.9 \text{ V} \\ \bullet & \text{Test load termination supply voltage (V}_{\text{TT}}) & 0.9 \text{ V} \\ \bullet & \text{Output load} & \text{See figures} \\ \end{array}$


Input waveform



Output waveform



Output load




TAP AC Operating Characteristics (Ta = 0 to +70°C, V_{DD} = 1.8 V \pm 0.1 V)

Parameter	Symbol	Min	Max	Unit	Note
Test clock cycle time	t _{тнтн}	100	_	ns	
Test clock high pulse width	t _{THTL}	40	_	ns	_
Test clock low pulse width	t _{tlth}	40	_	ns	
Test mode select setup	t _{mvth}	10	_	ns	_
Test mode select hold	t _{THMX}	10	_	ns	_
Capture setup	t _{cs}	10	_	ns	1
Capture hold	t _{ch}	10	_	ns	1
TDI valid to TCK high	t _{DVTH}	10	_	ns	_
TCK high to TDI invalid	t _{THDX}	10	_	ns	_
TCK low to TDO unknown	t _{TLQX}	0	_	ns	
TCK low to TDO valid	t _{TLQV}	_	20	ns	

Note: 1. $t_{cs} + t_{ch}$ defines the minimum pause in RAM I/O pad transitions to assure pad data capture.

TAP Controller Timing Diagram



Test Access Port Registers

Register name	Length	Symbol
Instruction register	3 bits	IR [2:0]
Bypass register	1 bit	ВР
ID register	32 bits	ID [31:0]
Boundary scan register	109 bits	BS [109:1]

TAP Controller Instruction Set

IR2	IR1	IR0	Instruction	Description	Notes
0	0	0	EXTEST	The EXTEST instruction allows circuitry external to the component package to be tested. Boundary scan register cells at output balls are used to apply test vectors, while those at input balls capture test results. Typically, the first test vector to be applied using the EXTEST instruction will be shifted into the boundary scan register using the PRELOAD instruction. Thus, during the Update-IR state of EXTEST, the output driver is turned on and the PRELOAD data is driven onto the output balls.	1, 2, 3
0	0	1	IDCODE	The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in capture-DR mode and places the ID register between the TDI and TDO balls in shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.	
0	1	0	SAMPLE-Z	If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z), moving the TAP controller into the capture-DR state loads the data in the RAMs input into the boundary scan register, and the boundary scan register is connected between TDI and TDO when the TAP controller is moved to the shift-DR state.	3, 4
0	1	1	RESERVED	The RESERVED instructions are not implemented but are reserved for future use. Do not use these instructions.	
1	0	0	SAMPLE (/PRELOAD)	When the SAMPLE instruction is loaded in the instruction register, moving the TAP controller into the capture-DR state loads the data in the RAMs input and I/O buffers into the boundary scan register. Because the RAM clock(s) are independent from the TAP clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e., in a metastable state). Although allowing the TAP to SAMPLE metastable input will not harm the device, repeatable results cannot be expected. Moving the controller to shift-DR state then places the boundary scan register between the TDI and TDO balls.	3
1	0	1	RESERVED		
1	1	0	RESERVED	-	
1	1	1	BYPASS	The BYPASS instruction is loaded in the instruction register when the bypass register is placed between TDI and TDO. This occurs when the TAP controller is moved to the shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.	

HM66AQB36102/18202/9402

Notes: 1. Data in output register is not guaranteed if EXTEST instruction is loaded.

- 2. After performing EXTEST, power-up conditions are required in order to return part to normal operation.
- 3. RAM input signals must be stabilized for long enough to meet the TAPs input data capture setup plus hold time (t_{cs} plus t_{ch}). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the boundary scan register.
- 4. Clock recovery initialization cycles are required to return from the SAMPLE-Z instruction.

ID Register

Part	Revision number (31:29)	Type number (28:12)	Vendor JEDEC code (11:1)	Start bit (0)
HM66AQB36102	000	00010011010100010	01000100011	1
HM66AQB18202	000	00010010010100010	01000100011	1
HM66AQB9402	000	00010000010100010	01000100011	1

Boundary Scan Order

		Signal	names	
Bit#	Ball ID	×9	×18	×36
1	6R	C	C	C
2	6P	С	С	С
3	6N	SA	SA	SA
4	7P	SA	SA	SA
5	7N	SA	SA	SA
6	7R	SA	SA	SA
7	8R	SA	SA	SA
8	8P	SA	SA	SA
9	9R	SA	SA	SA
10	11P	Q0	Q0	Q0
11	10P	D0	D0	D0
12	10N	NC	NC	D9
13	9P	NC	NC	Q9
14	10M	NC	Q1	Q1
15	11N	NC	D1	D1
16	9M	NC	NC	D10
17	9N	NC	NC	Q10
18	11L	Q1	Q2	Q2
19	11M	D1	D2	D2
20	9L	NC	NC	D11
21	10L	NC	NC	Q11
22	11K	NC	Q3	Q3
23	10K	NC	D3	D3
24	9J	NC	NC	D12
25	9K	NC	NC	Q12
26	10J	Q2	Q4	Q4
27	11J	D2	D4	D4
28	11H	ZQ	ZQ	ZQ
29	10G	NC	NC	D13
30	9G	NC	NC	Q13
31	11F	NC	Q5	Q5
32	11G	NC	D5	D5
33	9F	NC	NC	D14
34	10F	NC	NC	Q14
35	11E	Q3	Q6	Q6

Bit # Ball ID x9 x18 x36 36 10E D3 D6 D6 37 10D NC NC D15 38 9E NC NC Q7 39 10C NC Q7 Q7 40 11D NC D7 D7 41 9C NC NC D16 42 9D NC NC Q16 43 11B Q4 Q8 Q8 44 11C D4 D8 D8 45 9B NC NC D17 46 10B NC NC D17 46 10B NC NC Q17 47 11A CQ CQ CQ 48 10A SA NC NC 49 9A SA SA SA 50 8B SA SA SA <			Signal	names	
37 10D NC NC D15 38 9E NC NC Q15 39 10C NC Q7 Q7 40 11D NC D7 D7 41 9C NC NC D16 42 9D NC NC Q16 43 11B Q4 Q8 Q8 44 11C D4 D8 D8 45 9B NC NC D17 46 10B NC NC Q17 47 11A CQ CQ CQ 48 10A SA NC NC 49 9A SA SA SA 50 8B SA SA SA 51 7C SA SA SA 52 6C SA SA SA 53 8A R R R R	Bit#	Ball ID	×9	×18	×36
38 9E NC NC Q15 39 10C NC Q7 Q7 40 11D NC D7 D7 41 9C NC NC D16 42 9D NC NC Q16 43 11B Q4 Q8 Q8 44 11C D4 D8 D8 45 9B NC NC D17 46 10B NC NC Q17 47 11A CQ CQ CQ 48 10A SA NC NC 49 9A SA SA SA 50 8B SA SA SA 51 7C SA SA SA 52 6C SA SA SA 53 8A R R R 54 7A NC NC BW1	36	10E	D3	D6	D6
39 10C NC Q7 Q7 40 11D NC D7 D7 41 9C NC NC NC D16 42 9D NC NC Q16 43 11B Q4 Q8 Q8 44 11C D4 D8 D8 45 9B NC NC D17 46 10B NC NC Q17 47 11A CQ CQ CQ 48 10A SA NC NC 49 9A SA SA SA 50 8B SA SA SA 51 7C SA SA SA 52 6C SA SA SA 53 8A R R R R 54 7A NC NC BW1 BW0 55 7B BW	37	10D	NC	NC	D15
40 11D NC D7 D7 41 9C NC NC NC D16 42 9D NC NC Q16 43 11B Q4 Q8 Q8 44 11C D4 D8 D8 45 9B NC NC D17 46 10B NC NC Q17 47 11A CQ CQ CQ 48 10A SA NC NC 49 9A SA SA SA 50 8B SA SA SA 51 7C SA SA SA 53 8A R R R 54 7A NC NC BW1 55 7B BW BW0 BW0 56 6B K K K 57 6A K K K <td>38</td> <td>9E</td> <td>NC</td> <td>NC</td> <td>Q15</td>	38	9E	NC	NC	Q15
41 9C NC NC D16 42 9D NC NC Q16 43 11B Q4 Q8 Q8 44 11C D4 D8 D8 44 11C D4 D8 D8 45 9B NC NC D17 46 10B NC NC Q17 47 11A CQ CQ CQ 48 10A SA NC NC 49 9A SA SA SA 50 8B SA SA SA 51 7C SA SA SA 51 7C SA SA SA 52 6C SA SA SA 53 8A R R R R 54 7A NC NC BW1 BW0 55 7B BW BW0	39	10C	NC	Q7	Q7
42 9D NC NC Q16 43 11B Q4 Q8 Q8 44 11C D4 D8 D8 45 9B NC NC D17 46 10B NC NC Q17 47 11A CQ CQ CQ 48 10A SA NC NC 49 9A SA SA SA 50 8B SA SA SA 51 7C SA SA SA 52 6C SA SA SA 53 8A R R R 54 7A NC NC BW1 55 7B BW BW0 BW0 56 6B K K K 57 6A K K K 59 5A NC BW1 BW2	40	11D	NC	D7	D7
43 11B Q4 Q8 Q8 44 11C D4 D8 D8 45 9B NC NC D17 46 10B NC NC Q17 47 11A CQ CQ CQ 48 10A SA NC NC 49 9A SA SA SA 50 8B SA SA SA 51 7C SA SA SA 51 7C SA SA SA 52 6C SA SA SA 53 8A R R R R 54 7A NC NC BW1 BW0 55 7B BW BW0 BW0 BW0 56 6B K K K K 57 6A K K K K 59 <td< td=""><td>41</td><td>9C</td><td>NC</td><td>NC</td><td>D16</td></td<>	41	9C	NC	NC	D16
44 11C D4 D8 D8 45 9B NC NC D17 46 10B NC NC Q17 47 11A CQ CQ CQ 48 10A SA NC NC 49 9A SA SA SA 50 8B SA SA SA 51 7C SA SA SA 52 6C SA SA SA 53 8A R R R 54 7A NC NC BW1 55 7B BW BW0 BW0 56 6B K K K 57 6A K K K 58 5B NC NC BW3 59 5A NC BW1 BW2 60 4A W W W	42	9D	NC	NC	Q16
45 9B NC NC D17 46 10B NC NC Q17 47 11A CQ CQ CQ 48 10A SA NC NC 49 9A SA SA SA 50 8B SA SA SA 51 7C SA SA SA 51 7C SA SA SA 52 6C SA SA SA 53 8A R R R R 54 7A NC NC BW1 BW0 55 7B BW BW0 BW0 BW0 56 6B K K K K 57 6A K K K K 58 5B NC NC BW3 59 5A NC BW1 BW2 60 <	43	11B	Q4	Q8	Q8
46 10B NC NC Q17 47 11A CQ CQ CQ 48 10A SA NC NC 49 9A SA SA SA 50 8B SA SA SA 51 7C SA SA SA 51 7C SA SA SA 52 6C SA SA SA 53 8A R R R 54 7A NC NC BW1 55 7B BW BW0 BW0 56 6B K K K 57 6A K K K 58 5B NC NC BW3 59 5A NC BW1 BW2 60 4A W W W 61 5C SA SA SA 62	44	11C	D4	D8	D8
47 11A CQ CQ CQ 48 10A SA NC NC 49 9A SA SA SA 50 8B SA SA SA 51 7C SA SA SA 51 7C SA SA SA 52 6C SA SA SA 53 8A R R R R 54 7A NC NC BW1 BW0 55 7B BW BW0 BW0 BW0 56 6B K K K K 57 6A K K K K 58 5B NC NC BW3 BW2 60 4A W W W W 61 5C SA SA SA SA 62 4B SA SA SA <td>45</td> <td>9B</td> <td>NC</td> <td>NC</td> <td>D17</td>	45	9B	NC	NC	D17
48 10A SA NC NC 49 9A SA SA SA 50 8B SA SA SA 51 7C SA SA SA 51 7C SA SA SA 52 6C SA SA SA 53 8A R R R R 54 7A NC NC BW1 BW0 55 7B BW BW0 BW0 BW0 56 6B K K K K 57 6A K K K K 58 5B NC NC BW3 59 5A NC BW1 BW2 60 4A W W W 61 5C SA SA SA 62 4B SA SA SA 63 3A <td>46</td> <td>10B</td> <td>NC</td> <td>NC</td> <td>Q17</td>	46	10B	NC	NC	Q17
49 9A SA SA SA 50 8B SA SA SA 51 7C SA SA SA 52 6C SA SA SA 53 8A R R R 54 7A NC NC BW1 55 7B BW BW0 BW0 56 6B K K K 57 6A K K K 58 5B NC NC BW3 59 5A NC BW1 BW2 60 4A W W W 61 5C SA SA SA 62 4B SA SA SA 63 3A SA SA NC 64 2A V _{ss} V _{ss} V _{ss} 65 1A CQ CQ CQ <	47	11A	CQ	CQ	CQ
50 8B SA SA SA 51 7C SA SA SA 52 6C SA SA SA 53 8A R R R 54 7A NC NC BW1 55 7B BW BW0 BW0 56 6B K K K 57 6A K K K 58 5B NC NC BW3 59 5A NC BW1 BW2 60 4A W W W 61 5C SA SA SA 62 4B SA SA SA 63 3A SA SA NC 64 2A V _{ss} V _{ss} V _{ss} 65 1A CQ CQ CQ 66 2B NC D9 D18	48	10A	SA	NC	NC
51 7C SA SA SA 52 6C SA SA SA 53 8A R R R R 54 7A NC NC BW1 BW0 BW0 55 7B BW BW0 BW3 BW2 BW3 BW2 BW3 BW2	49	9A	SA	SA	SA
52 6C SA SA SA 53 8A R R R R 54 7A NC NC BW1 BW0 BW0 55 7B BW BW0 BW3 BW3 BW3 BW2 BW3 BW2 BW3 BW2 BW2 BW1 BW2 BW2 BW2 BW1 BW2 BW2 BW2 BW2 BW3 BW2 BW2 BW3 BW2 BW2	50	8B	SA	SA	SA
53 8A R R R 54 7A NC NC BW1 55 7B BW BW0 BW0 56 6B K K K 57 6A K K K 58 5B NC NC BW3 59 5A NC BW1 BW2 60 4A W W W 61 5C SA SA SA 62 4B SA SA SA 63 3A SA SA NC 64 2A V _{ss} V _{ss} V _{ss} 65 1A CQ CQ CQ 66 2B NC D9 D18 67 3B NC D9 D18 68 1C NC NC D27 69 1B NC NC NC D27	51	7C	SA	SA	SA
54 7A NC NC BW1 55 7B BW BW0 BW0 56 6B K K K 57 6A K K K 58 5B NC NC BW3 59 5A NC BW1 BW2 60 4A W W W 61 5C SA SA SA 62 4B SA SA SA 63 3A SA SA NC 64 2A V _{ss} V _{ss} V _{ss} 65 1A CQ CQ CQ 66 2B NC D9 D18 68 1C NC NC D27 69 1B NC NC NC Q27	52	6C	SA	SA	SA
55 7B BW BWO BWO 56 6B K K K K 57 6A K K K K 58 5B NC NC BW3 BW3 59 5A NC BW1 BW2 60 4A W W W 61 5C SA SA SA 62 4B SA SA SA 63 3A SA SA NC 64 2A V _{ss} V _{ss} V _{ss} 65 1A CQ CQ CQ 66 2B NC Q9 Q18 67 3B NC D9 D18 68 1C NC NC NC Q27	53	8A	R	R	R
56 6B K K K K 57 6A K K K K 58 5B NC NC BW3 59 5A NC BW1 BW2 60 4A W W W 61 5C SA SA SA 62 4B SA SA SA 63 3A SA SA NC 64 2A V _{ss} V _{ss} V _{ss} 65 1A CQ CQ CQ 66 2B NC Q9 Q18 67 3B NC D9 D18 68 1C NC NC NC D27 69 1B NC NC NC Q27	54	7A	NC	NC	BW1
57 6A K K K K 58 5B NC NC BW3 59 5A NC BW1 BW2 60 4A W W W 61 5C SA SA SA 62 4B SA SA SA 63 3A SA SA NC 64 2A V _{ss} V _{ss} V _{ss} 65 1A CQ CQ CQ 66 2B NC Q9 Q18 67 3B NC D9 D18 68 1C NC NC D27 69 1B NC NC NC Q27	55	7B	BW	BW0	BW0
58 5B NC NC BW3 59 5A NC BW1 BW2 60 4A W W W 61 5C SA SA SA 62 4B SA SA SA 63 3A SA SA NC 64 2A V _{ss} V _{ss} V _{ss} 65 1A CQ CQ CQ 66 2B NC Q9 Q18 67 3B NC D9 D18 68 1C NC NC D27 69 1B NC NC NC Q27	56	6B	K	K	K
59 5A NC BW1 BW2 60 4A W W W 61 5C SA SA SA 62 4B SA SA SA 63 3A SA SA NC 64 2A V _{ss} V _{ss} V _{ss} 65 1A CQ CQ CQ 66 2B NC Q9 Q18 67 3B NC D9 D18 68 1C NC NC D27 69 1B NC NC NC Q27	57	6A	K	K	K
60 4A W W W 61 5C SA SA SA 62 4B SA SA SA 63 3A SA SA NC 64 2A V _{SS} V _{SS} V _{SS} 65 1A CQ CQ CQ 66 2B NC Q9 Q18 67 3B NC D9 D18 68 1C NC NC D27 69 1B NC NC Q27	58	5B	NC	NC	BW3
61 5C SA SA SA 62 4B SA SA SA 63 3A SA SA NC 64 2A V _{ss} V _{ss} V _{ss} 65 1A CQ CQ CQ 66 2B NC Q9 Q18 67 3B NC D9 D18 68 1C NC NC D27 69 1B NC NC Q27	59	5A	NC	BW1	BW2
62 4B SA SA SA 63 3A SA SA NC 64 2A V _{ss} V _{ss} V _{ss} 65 1A CQ CQ CQ 66 2B NC Q9 Q18 67 3B NC D9 D18 68 1C NC NC D27 69 1B NC NC Q27	60	4A	W	W	\overline{W}
63 3A SA SA NC 64 2A V _{ss} V _{ss} V _{ss} 65 1A CQ CQ CQ 66 2B NC Q9 Q18 67 3B NC D9 D18 68 1C NC NC D27 69 1B NC NC Q27	61	5C	SA	SA	SA
64 2A V _{ss} V _{ss} V _{ss} 65 1A CQ CQ CQ 66 2B NC Q9 Q18 67 3B NC D9 D18 68 1C NC NC D27 69 1B NC NC Q27	62	4B	SA	SA	SA
65 1A CQ CQ CQ 66 2B NC Q9 Q18 67 3B NC D9 D18 68 1C NC NC D27 69 1B NC NC Q27	63	3A	SA		
65 1A CQ CQ CQ 66 2B NC Q9 Q18 67 3B NC D9 D18 68 1C NC NC D27 69 1B NC NC Q27	64	2A	V_{ss}	V_{ss}	V_{ss}
67 3B NC D9 D18 68 1C NC NC D27 69 1B NC NC Q27	65	1A	CQ	CQ	CQ
68 1C NC NC D27 69 1B NC NC Q27	66	2B	NC	Q9	Q18
69 1B NC NC Q27	67	3B	NC	D9	D18
	68	1C	NC	NC	D27
70 3D NC Q10 Q19	69	1B	NC	NC	Q27
	70	3D	NC	Q10	Q19


		Signal r	names	
Bit#	Ball ID	×9	×18	×36
71	3C	NC	D10	D19
72	1D	NC	NC	D28
73	2C	NC	NC	Q28
74	3E	Q5	Q11	Q20
75	2D	D5	D11	D20
76	2E	NC	NC	D29
77	1E	NC	NC	Q29
78	2F	NC	Q12	Q21
79	3F	NC	D12	D21
80	1G	NC	NC	D30
81	1F	NC	NC	Q30
82	3G	Q6	Q13	Q22
83	2G	D6	D13	D22
84	1H	DOFF	DOFF	DOFF
85	1J	NC	NC	D31
86	2J	NC	NC	Q31
87	3K	NC	Q14	Q23
88	3J	NC	D14	D23
89	2K	NC	NC	D32
90	1K	NC	NC	Q32

		Signal n	ames	
Bit#	Ball ID	×9	×18	×36
91	2L	Q7	Q15	Q24
92	3L	D7	D15	D24
93	1M	NC	NC	D33
94	1L	NC	NC	Q33
95	3N	NC	Q16	Q25
96	3M	NC	D16	D25
97	1N	NC	NC	D34
98	2M	NC	NC	Q34
99	3P	Q8	Q17	Q26
100	2N	D8	D17	D26
101	2P	NC	NC	D35
102	1P	NC	NC	Q35
103	3R	SA	SA	SA
104	4R	SA	SA	SA
105	4P	SA	SA	SA
106	5P	SA	SA	SA
107	5N	SA	SA	SA
108	5R	SA	SA	SA
109	_	INTER- NAL	INTER- NAL	INTER- NAL

Note: In boundary scan mode,


- 1. Clock balls $(K / \overline{K}, C / \overline{C})$ are referenced to each other and must be at opposite logic levels for reliable operation.
- 2. CQ and \overline{CQ} data are synchronized to the respective C and \overline{C} (except EXTEST, SAMPLE-Z).
- 3. If C and \overline{C} tied high, CQ is generated with respect to K and \overline{CQ} is generated with respect to \overline{K} (except EXTEST, SAMPLE-Z).
- 4. ZQ must be driven to $V_{\tiny DDQ}$ supply to ensure consistent results.

TAP Controller State Diagram



Package Dimensions

HM66AQB36102/18202/9402BP (BP-165A)



Revision History

HM66AQB36102/HM66AQB18202 HM66AQB9402 Data Sheet

Rev.	Date	Conte	nts of Modification
		Page	Description
0.0	Dec. 11, 2002	_	Initial issue
0.01	Mar.31.2004	_	Change format issued by Renesas Technology Corp.
		_	Deletion of cycle time 7.5 ns (133 MHz, BP-75)
		_	HM66AQB9402: Change of pin names
			D0 to D1 D1 to D2
			D2 to D3
			D3 to D4
			D4 to D5
			D5 to D6
			D6 to D7
			D7 to D8
			D8 to D0
			Q0 to Q1
			Q1 to Q2
			Q2 to Q3 Q3 to Q4
			Q4 to Q5
			Q5 to Q6
			Q6 to Q7
			Q7 to Q8
			Q8 to Q0
		1	Change of Note
		4	Addition of Notes on Usage
		5-6	Pin Descriptions
			SAn to SA
			SA: Change of Descriptions BW, BWn: Change of Descriptions
			K, K: Change of Descriptions
			C, C: Change of Descriptions
			ZQ: Change of Descriptions
			D0 to Dn: Change of Descriptions
			Q0 to Qn: Change of Descriptions
			V_{REF} : Change of Descriptions
			NC: Change of Descriptions
		7-8	Block Diagram
		0	Change of the figures Truth Table
		8	$D_{A}(A+0)$ to $D(A+0)$
			$D_A(A+1)$ to $D(A+1)$
			$Q_A(A+0)$ to $Q(A+0)$
			$Q_{A}(X+1)$ to $Q(A+1)$
			Change of Notes6

Re	V.	Date

Contents of Modification

		Page	Description
0.01	Mar.31.2004	9-10	Byte Write Truth Table
			0 to L
			1 to H
		11	Absolute Maximum Ratings
			V _{IN} , V _{IO} , V _{DD} , V _{DDQ} (Notes4) Maximum value: 2.9 V to 2.5 V
		11	
		11	Recommended DC Operating Conditions Deletion of Notes2
			Notes3 to Notes2
			Change of Notes2
			Addition of Notes3
		12	DC Characteristics (1st table)
			I _{DD} (Max):
			×9, ×18:
			600/490/415/340 mA to 740/620/550 mA
			×36:
			800/655/550/450 mA to 800/670/590 mA
			I _{SB1} (Max):
			×9, ×18: 200/170/150/125 mA to 300/280/260 mA
			×36:
			210/180/160/135 mA to 300/280/260 mA
			I _{DD} , I _{SB1} : Addition of Notes
			Deletion of Notes3
			Notes4 to Notes3
			Addition of Notes4
			Notes1-5 are moved to DC Characteristics (2nd table)
		12	DC Characteristics (2nd table)
			Deletion of I _{OH} , I _{OL}
			Deletion of Notes5-7, 10
			Notes1-4 to Notes6-9 Notes8-9 to Notes10-11
		13	Capacitance
		10	Change of condition
			C _{νο} : Change of Parameter
			Change of Notes2
		14	V _{IH (AC)} , V _{IL (AC)} : Addition of Notes4
			Addition of Notes2
			Notes2-3 to Notes3-4
		4	Change of Notes3
		15	t _{KC} reset, t _{CQHQV} , t _{CQHQX} : Addition of Notes7
		16	t _{cHOZ} , t _{CHOX1} . Change of Parameter Remarks1 to Notes7
		10	Change of Notes7
			Remarks2-5 to Remarks1-4
			Addition of Remarks5
		17	Timing Waveforms
			Change of the figure
			Change of Notes3
			Addition of Notes4
		19	TAP DC Operating Characteristics
			Addition of Notes4

Rev.	Date	nts of Modification	
		Page	Description
0.01	Mar.31.2004	21	TAP Controller Timing Diagram Change of the figure
		22-23	TAP Controller Instruction Set SAMPLE(-PRELOAD) to SAMPLE(/PRELOAD) EXTEST, SAMPLE-Z, RESERVED, SAMPLE(/PRELOAD): Change of Description Addition of Notes3-4
		23	ID Register Vendor JEDEC code: 00000000111 to 01000100011
		24-25	Boundary Scan Order Change of Note
		27	Package Dimensions Change of the figure of BP-165A

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

 - information before purchasing a product listed herein.
 The information described here may contain technical inaccuracies or typographical errors.
 Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
 Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor
- Please also pay attention to information published by Renesás Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- use.

 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



http://www.renesas.com

RENESAS SALES OFFICES

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH

Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd. 1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001